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Multiple processor interconnection networks can be characterized as having N' inputs and N' 
outputs, each B' bits wide. Construction of large networks requires partitioning of the N'*N'*B' 
network into a collection of N*N switch modules of data size B (B 
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